Home » Publications

Publications


2017
2016
2015
2014
2013
2012
2011



2017

Journal

  1. A.Nomura, Y.Matsushita, J.Kadomoto, H.Matsutani, T.Kuroda, H.Amano, “Escalator Network for a
    3D Chip Stack with Inductive Coupling ThruChip Interface,” International Journal of Network and Computing, (Accepted)
  2. T.Okubo, M.Sit, H.Amano, R.Takata, R.Sakamoto, M.Kondo, “A Software Development Environment for a Multi-chip Convolutional Network Accelerator,” International Journal of Computer Application, Vol.24, No.2, June 2017.
  3. Ryuta Kawano, Hiroshi Nakahara, Seiichi Tade, Ikki Fujiwara, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “A Novel Channel Assignment Method to Ensure Deadlock-Freedom for Deterministic Routing”, IEICE Transactions on Information and Systems, Vol.E100-D, No.8, pp.1798–1806, Aug 2017.
  4. Yusuke Matsushita, Hayate Okuhara, Koichiro Masuyama, Yu Fujita, Ryuta Kawano, Hideharu Amano, “Body Bias Domain Partitioning Size Exploration for a Coarse Grained Reconfigurable Accelerator”, IEICE Transactions on Information and Systems, Special Section on Parallel and Distributed Computing and Networking, 2017.(to be published)
  5. Hayate Okuhara,Yu Fujita, Kimiyoshi Usami, and Hideharu Amano, “Power Optimization Methodology for Ultra Low Power Microcontroller with Silicon on Thin BOX MOSFET”, IEEE Tran. on Very Large Scale Integration Systems, Vol.25, Issue4, 2017.
  6. Ryuta Kawano, Hiroshi Nakahara, Ikki Fujiwara, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “A Layout-Oriented Routing Method for Low-Latency HPC Networks”, IEICE Transactions on Information and Systems, Vol.E100-D, No.12, pp.xx–xx, Dec 2017. (to appear)

International conference

  1. T.Ohkubo, R.Takata, R.Sakamoto, M.Kondo, H.Amano, “NAMACHA: A software edevelopment environment for a mutli-chip convolutional network accelerator,” CATA2017, March, 2017.
  2. Keita Azegami, Hayate Okuhara, Hideharu Amano, “Body Bias Control for Renewable Energy Source with a High Inner Resistance”, COOLCHIPS20, April, 2017.
  3. Hiroyuki Noda, Ryotaro Sakai, Takaaki Miyajima, Naoyuki Fujita and Hideharu Amano, “Acceleration of the aggregation process in a Hall-thruster simulation using Altera SDK for OpenCL”, International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2017), June, 2017.
  4. Takahiro Kaneda, Toshihiro Hanawa, Chiharu Tsuruta, Hideharu Amano, “Performance Evaluation of PEACH3: Field Programmable Gate Array Switch for Tightly Coupled Accelerators,” International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2017), June, 2017.
  5. Ryota Yasudo, Michihiro Koibuchi, Koji Nakano, Hiroki Matsutani, Hideharu Amaon, “Order/Radix Problem: Towards Low End-to-End Latency Interconnection Networks,” 46th International Conference on Parallel Processing (ICPP-2017), August, 2017.
  6. Naoki Nishikawa, Hideharu Amano, Keisuke Iwai, “Implementation of Bitsliced AES Encryption on CUDA-Enabled GPU,” 11th International Conference on Network and System Security (NSS-2017), August, 2017.
  7. Chiharu Tsuruta, Takahiro Kaneda, Naoki Nishikawa, Hideharu Amano, “Accelerator-in-Switch: a framework for tightly couple switching hub and an accelerator with FPGA” 27th International Conference on Field Programmable Logic and Applications (FPL2017), Sept., 2017.
  8. C. Cortes, H.Amano, “Break Even Time Analysis Using Empirical Overhead Parameters for Embedded Systems on SOTB Technology,” Design of Circuits and Integrated Systems Conference, Nov. 2017
  9. H.Nakahara, N.A.V.Doan, R.Yasudo, H.Amaon, “XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs,” NOCS2017, Oct. 2017
  10. K.Usami, S.Kogure, Y.Yoshida, R.Magasaki, H.Amano, “Level-shifter Free Approach for Multi-VDD SOTB employing Adaptive Vt Modulation for pMOSFET,” IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) Oct. 2017
  11. N.A.V.Doan, Y.Matsushita, N.Ando, H.Okuhara, H.Amano, “Multi-Objective Optimization for Application Mapping and Body Boas COntrol on a CGRA,” IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-17), Sept. 2017
  12. R.Sakamoto, R.Takata, J.Ishii, M.Kondo, H.Nakamura, T.Ohkubo, T.Kojima, H.Amano, “The Design and Implementation of Scalable Deep Neural Network Accelerator Cores,”IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-17), Sept. 2017
  13. T. Kojima, N. Ando, H. Okuhara, N. A. V. Doan and H. Amano, “Body bias optimization for variable pipelined CGRA,” 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, Sept. 2017, pp. 1-4.
  14. H.Nakahara, R.Yasudo, H.Matsutani, H.Amano, H.Koibuchi, “3D layout of Spidergon, Flattened Butterfly and Dragonfly on a chip stack with inductive coupling through chip interface,” The 14th International Symposium on Pervasive Systems, Algorithms, and Networks (I-SPAN2017), June, 2017.
  15. C.Cortes, H.Amano, “Switching Region Analysis for SOTB Technology,” 10th International Caribbean Conference on Devices, Circuits and Systems, June. 2017



2016

Awards

IPSJ Best Paper Award

  • Takaaki Miyajima, David Thomas, Hideharu Amano, “Courier: A Toolchain for Application Acceleration on Heterogeneous Platforms”, IPSJ Transactions on System LSI Design Methodology Vol. 8 (2015) pp. 105-115

CANDAR Best Paper Award

  • Ryuta Kawano, Hiroshi Nakahara, Ikki Fujiwara, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “LOREN: A Scalable Routing Method for Layout-conscious Random Topologies”, the 4th International Symposium on Computing and Networking (CANDAR), Nov 2016.

HiPEAC Paper Award

  • Johannes Maximilian Kuehn, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel “Leveraging FDSOI through body bias domain partitioning and bias search”, DAC2016, July, 2016.

Journal

  1. Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, and Tadao Nakamura, “Scalable Networks-on-Chip with Elastic Links Demarcated by Decentralized Routers”, IEEE Transactions on Computers. (to be published)
  2. Akram Ben Ahmed, Hiroki Matsutani, Michihiro Koibuchi, Kimiyoshi Usami, and Hideharu Amano, ”Multi-Voltage Variable Pipeline Routers with the Same Clock Frequency for Low-power Network-on-Chips Systems”, IEICE Transactions on Electronics, Vol. E99-C No. 8, pp. 909-917, August 2016.
  3. Takahiro Kagami, Hiroki Matsutani, Michihiro Koibuchi, Yasuhiro Take, Tadahiro Kuroda, Hideharu Amano, “Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces”, IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol.24,No.2pp.493-506, 2016

International Conference

  1. Ryuta Kawano, Hiroshi Nakahara, Ikki Fujiwara, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “LOREN: A Scalable Routing Method for Layout-conscious Random Topologies”, Proc. of the 4th International Symposium on Computing and Networking (CANDAR), Nov 2016.
  2. Hideki Shimura, Takuji Mitsuishi, Masaki Kan, Takashi Yoshikawa, Hideharu Amano, “On-the-fly data compression/decompression mechanism with ExpEther”, Proc. of the 4th International Symposium on Computing and Networking (CANDAR), Nov 2016.
  3. Akio Nomura, Hiroki Matsutani, Tadahiro Kuroda, Junichiro Kadomoto, Yusuke Matsushita, Hideharu Amano, “Vertical Packet Switching Elevator Network Using Inductive Coupling ThruChip Interface”, Proc. of the 4th International Symposium on Computing and Networking (CANDAR), Nov 2016.
  4. Carlos Cesar Cortes Torres, Hayate Okuhara, Akram Ben Ahmed, Nobuyuki Yamasaki,
    Hideharu Amano, “Analysis of Body Bias Control for Real Time Systems”, Proc. of the 20th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI), Oct. 2016.
  5. Ryotaro Sakai, Naru Sugimoto, Takaaki Miyajima, Naoyuki Fujita, Hideharu Amano, “Acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment”, Proc. of IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Sep 2016.
  6. Yusuke Matsushita, Hayate Okuhara, Koichiro Masuyama, Yu Fujita, Ryuta Kawano and Hideharu Amano “Body Bias Grain Size Exploration for a Coarse Grained Reconfigurable Accelerator”, Proc. of the 26th The International Conference on Field-Programmable Logic and Applications (FPL), 2016.
  7. Johannes Maximilian Kuehn, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel “Leveraging FDSOI through body bias domain partitioning and bias search”, DAC2016, July, 2016.
  8. Takahiro Kaneda, Chiharu Tsuruta, Toshihiro Hanawa and Hideharu Amano “Performance Evaluation of PEACH3: an FPGA switch for tightly coupled accelerators”, Proc. of International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2016), 2016.
  9. Takuji Mitsuishi, Takahiro Kaneda, Hideharu Amano and Sunao Torii “Breadth-first Search on Suiren: a compact supercomputer”, Proc. of International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2016), 2016.
  10. Ryuta Kawano, Hiroshi Nakahara, Seiichi Tade, Ikki Fujiwara, Hiroki Matsutani, Michihiro Koibuchi, and Hideharu Amano, “ACRO: Assignment of Channels in Reverse Order to Make Arbitrary Routing Deadlock-free”, Proc. of the 15th IEEE/ACIS International Conference on Computer and Information Science(ICIS), 2016.
  11. Johannes Maximilian Kuehn, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel, “Leveraging FDSOI through Body Bias Domain Partitioning and Bias Search”, Proc. of the 53nd Design Automation Conference(DAC), 2016.
  12. Hideki Shimura, Takuji Mitsuishi, Masaki Kan, Takashi Yoshikawa, Hideharu Amano, “On-the-fly data compression for ExpEther NIC” , Proc. of the 19th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XIX), Poster session, Apr. 2016.
  13. Daichi Fujiki, Hiroki Matsutani, Michihiro Koibuchi and Hideharu Amano, “Randomizing Packet Memory Networks for Low-latency Processor-memory Communication,” Proc. of the 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), 17-19 Feb. 2016.
  14. Naru Sugimoto, Takaaki Miyajima, Ryotaro Sakai, Yasunori Osana, Naoyuki Fujita, Hideharu Amano, “Zynq Cluster for CFD Parametric Survey”, Proc. of the International Simposium on Applied Reconfigurable Computing (ARC), 2016.(to appear)



2015

Awards

Best Paper Award

  • Yu Fujita, Hayate Okuhara, Koichiro Masuyama, and Hideharu Amano, “Power optimization considering the chip temperature of low power reconfigurable accelerator CMA-SOTB”, Proc. of The Third International Symposium on Computing and Networking (CANDAR), Dec 2015
  • Chiharu Tsuruta, Yohei Miki, Takuya Kuhara, Masayuki Umemura and Hideharu Amano, “Off-loading LET generation to PEACH2: A switching hub for high performance GPU clusters”, Proc. of the International Symposium on Highly-Efficient Accelerators and Reconfigureable Technologies (HEART), May 2015. (Best paper award)

Best Poster Award

  • Koichiro Masuyama, Yu Fujita, Hayate Okuhara, Hideharu Amano, “Ultra Low Power Reconfigurable Accelerator CMA-SOTB-2”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015.

Journal

  1. Koichiro Ishibashi, Nobuyuki Sugii, Shiro Kamohara, Kimiyoshi Usami, Hideharu Amano, Kazutoshi Kobayashi, Cong-Kha Pham “A Perpetuum Mobile 32bit CPU on 65nm SOTB CMOS Technology with Reverse-Body-Bias Assisted Sleep Mode,” Vol.E98-C No.7, pp.536-543. 2015.
  2. A.Koshiba, M.Wada, R.Sakamoto, M.Sato, T.Kosaka, K.Usami, H.Amano, M.Kondo, H.Nakamura, M.Namiki, “A Fine-grained Power Gating Control on Linux Monitoring Power Consumption of Processor Functional Unit”,IEICE Transactions. on Electronics, Vol.E98-C, No.7、pp.559-568,2015.
  3. Takaaki Miyajima, David Thomas, Hideharu Amano, “Courier: A toolchain for acceleration on Heterogeneous Platforms
  4. Takaaki Miyajima, David Thomas, Hideharu Amano, “A Toolchain for Dynamic Function Off-load on CPU-FPGA Platforms”, Journal of Information Processing, vol.23, no.2, pp.153-162, 2015.

International Conference

  1. Naru Sugimoto, Takuji Mitsuishi, Takahiro Kaneda, Chiharu Tsuruta, Ryotaro Sakai, Hideki Shimura, Hideharu Amano, “Trax Solver on Zynq with Deep Q-Network”, Proc. of the International Conference on Field-Programmable Technology (ICFPT), December 2015.
  2. Koichiro Masuyama, Yu Fujita, Hayate Okuhara and Hideharu Amano, “A 297MOPS/0.4mW Ultra Low Power Coarse-grained Reconfigurable Accelerator CMA-SOTB-2”, Proc. of The 10th International Conference on ReConFigurable Computing and FPGAs (ReConFig), December 2015.
  3. Yu Fujita, Hayate Okuhara, Koichiro Masuyama, and Hideharu Amano, “Power optimization considering the chip temperature of low power reconfigurable accelerator CMA-SOTB”, Proc. of The Third International Symposium on Computing and Networking (CANDAR), pp.xxx-xxx, 2015.(to appear)
  4. Akio Nomura,Yu Fujita, Hiroki Matsutani,and Hideharu Amano, “3D Shared Bus Architecture Using Inductive Coupling Interconnect”, Proc. of IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), pp.xxx-xxx, Sep 2015.
  5. Hiroshi Nakahara, Tomoya Ozaki, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “Expandable Chip Stacking Method for Many-Core Architectures Consisting of Tiny Chips”, Proc. of IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), pp.xxx-xxx, Sep 2015.
  6. Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa, Hideharu Amano, “REDUCTION CALCULATIOR IN AN FPGA BASED SWITCHING HUB FOR HIGH PERFORMANCE CLUSTERS”, Proc. of the 25th International Conference on Field-programmable Logic and Applications (FPL), September 2015.
  7. Koichiro Masuyama, Yu Fujita, Hayate Okuhara, Hideharu Amano, “7 MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2”, Proc. of the 25th International Conference on Field-programmable Logic and Applications (FPL), September 2015.
  8. Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano and Tadao Nakamura, “On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck”, Proc. of the 9th ACM/IEEE International Symposium on Networks-on-Chip (NOCS), September 2015.
  9. Seiichi Tade, Hiroki Matsutani, Michihiro Koibuchi and Hideharu Amano, “A Metamorphotic Network-on-Chip for Various Types of Parallel Applications”, Proc. of the IEEE International Conferene on Application-specific Systems, Architectures and Processors (ASAP), July 2015.
  10. Hayate Okuhara, Kuniaki Kitamori, Yu Fujita, Kimiyoshi Usami, and Hideharu Amano, “An Optimal Power Supply And Body Bias Voltage for a Ultra Low Power Micro-Controller with Silicon on Thin BOX MOSFET”, Proc. of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), July 2015.
  11. Takuji Mitsuishi, Jun Suzuki, Yuki Hayashi, Masaki Kan and Hideharu Amano, “Breadth First Search on Cost-efficient Multi-GPU Systems”, Proc. of the International Symposium on Highly-Efficient Accelerators and Reconfigureable Technologies (HEART), May 2015. (to appear)
  12. Chiharu Tsuruta, Yohei Miki, Takuya Kuhara, Masayuki Umemura and Hideharu Amano, “Off-loading LET generation to PEACH2: A switching hub for high performance GPU clusters”, Proc. of the International Symposium on Highly-Efficient Accelerators and Reconfigureable Technologies (HEART), May 2015. (to appear) (Best paper candidate)
  13. Johannes Maximilian Kuehn, Hideharu Amano, Oliver Bringmannz, Wolfgang Rosenstiel, “Fined-Grained Body Biasing for Frequency Scaling in Advanced SOI Processes”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Apr. 2015.
  14. Hayate Okuhara, Kimiyoshi Usami, Hideharu Amano, “A Leakage Current Monitor Circuit Using Silicon on Thin BOX MOSFET for Dynamic Back Gate Bias Control”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Apr. 2015.
  15. Koichiro Masuyama, Yu Fujita, Hayate Okuhara, Hideharu Amano, “Ultra Low Power Reconfigurable Accelerator CMA-SOTB-2”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015. (Best poster award)
  16. Takahiro Kaneda, Takuji Mitsuishi, Yuki Katsuta, Takuya Kuhara, Toshihiro Hanawa, Hideharu Amano, Taisuke Boku, “Parallel Processing of Graph Search by Tightly Coupled Accelerator”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015.
  17. Hiroshi Nakahara, Tomoya Ozaki, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, “Staggered Stacking: Connecting Many Small Chips Using ThruChip Interface”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015.
  18. Akio Nomura, Yu Fujita, Hiroki Matsutani, Hideharu Amano, “3D Bus Architecture using Inductive Coupling ThruChip-Interface”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015.
  19. Chiharu Tsuruta, Yohei Miki, Takuya Kuhara, Takuji Mitsuishi, Naru Sugimoto, Hideharu Amano, “Off-loading LET generator in PEACH2 : A Switching Hub for High Performance GPU Clusters”, Proc. of the 18th IEEE Symposium on Low-Power and High-Speed Chips (COOL Chips XVIII), Poster session, Apr. 2015.
  20. Mao Hatto, Takaaki Miyajima, Hideharu Amano, “Data Reduction and Parallelization for Human Detection System”, Proc. of the 19th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI), pp.134-139, Mar. 2015.
  21. Hayate Okuhara, Hideharu Amano, “Time Analysis of Applying Back Gate Bias for Reconfigurable Architectures with SOTB MOSFET”, Proc. of the 19th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI), pp.299-304, Mar. 2015.
  22. Johannes Maximilian Kühn, Dustin Peterson, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel, “Spatial and temporal granularity limits of body biasing in UTBB-FDSOI”, Proc. of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar. 2015.
  23. Ryuta Kawano, Seiichi Tade, Ikki Fujiwara, Hiroki Matsutani, Hideharu Amano, Michihiro Koibuchi, “Optimized Core-links for Low-latency NoCs”, Proc. of the 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), pp.172-176, Mar. 2015.



2014

Awards

Best Paper Award

  • Yu Fujita, Kimiyoshi Usami, Hideharu Amano, “A Thermal Management System for Building Block Computing System,” Proc. of Enbedded Multicore/Many-core System on Chips, September 2014.

Featured Poster Award

  • Yu Fujita, Yusuke Koizumi, Rie Uno, Hideharu Amano, “Voltage control considering the chip temperature in the three-dimensional stacked multi-core processors,” Proc. of the COOL Chips XVII (Poster), April 2014.
  • Seiichi Tade, Takahiro Kagami, Ryuta Kawano, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano,
    “A Configurable Switch Mechanism for Random NoCs,” Proc. of the COOL Chips XVII (Poster), April 2014.

Journal

  1. Mai Izawa, Nobuaki Ozaki, Yusuke Koizumi, Rie Uno, Hideharu Amano, “A Co-Processor Design for an Energy Efficient Reconfigurable Accelerator CMA”, International Journal of Networking and Computing, Vol.4, No.2, 2014.
  2. Yasuhiro Take, Hiroki Matsutani, Daisuke Sasaki, Michihiro Koibuchi, Tadahiro Kuroda and Hideharu Amano, “3D NoC with Inductive-Coupling Links for Building-Block SiPs”, IEEE Transaction on Computers, Vol.63, No.3, pp.748–763, March 2014. (DOI:10.1109/TC.2012.249)
  3. Takayuki AKAMINE, Mohamad Sofian ABU TALIP, Yasunori OSANA, Naoyuki FUJITA, Hideharu AMANO,
    Reconfigurable Out-of-Order System for Fluid Dynamics Computation Using Unstructured Mesh, IEICE TRANSACTIONS on Information and Systems Vol.E97-D No.5 pp.1225-1234
  4. Zhang Hao, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano,
    Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs, IPSJ Transaction
    on System LSI Design Methodology, Vol.7 pp,27-36.

International Conference

  1. Yu Fujita, Koichiro Masuyama, Hideharu Amano, “Image processing by A 0.3 V 2MW coarse-grained reconfigurable accelerator CMA-SOTB with a solar battery”, roc. of the International Conference on Field-Programmable Technology (ICFPT), December 2014.
  2. Naru Sugimoto, Hideharu Amano, “Hardware/software co-design architecture for Blokus Duo solver”, Proc. of the International Conference on Field-Programmable Technology (ICFPT), December 2014.
  3. Takuya Kuhara, Takahiro Kaneda, Toshihiro Hanawa, Yuetsu Kodama, Taisuke Boku, Hideharu Amano, “A Preliminarily Evaluation of PEACH3: A Switching Hub for Tightly Coupled Accelerators”, Proc. of the International Symposium on Computing and Networking (CANDAR), December 2014.
  4. Dipikarani Mishra, Mao Hatto, Takuya Kuhara, Yasunori Osana, Naoyuki Fujita, Hideharu Amano, “FPGA Implementation of Viscous Function in a Package for Computational Fluid Dynamics”, Proc. of the International Symposium on Computing and Networking (CANDAR), December 2014.
  5. Yu Fujita, Kimiyoshi Usami, Hideharu Amano, “A Thermal Management System for Building Block Computing System,” Proc. of Enbedded Multicore/Many-core System on Chips, September 2014.
  6. Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura, “Design of a Low Power NoC Router using Marching Memory Through type,” Proc. of the 8th IEEE/ACM International Symposium on Networks-on-Chip (NOCS), September 2014.(DOI:10.1109/NOCS.2014.7008769)
  7. Toru Katagiri, Hideharu Amano, “A high speed design and implementation of dynamically reconfigurable processor using 28nm SOI technology”, Proc. of Field Programable Logic and Applications (FPL), September 2014.
  8. Honlian Su, Yu Fujita, Hideharu Amano, “Body Bias Control for a Coarse Grained Reconfigurable Accelerator Implemented with Silicon on Thin BOX Technology,” Proc. of Field Programable Logic and Applications (FPL), September 2014.
  9. Hideharu Amano, “Block Computing Systems with Wireless Inductive Through Chip Interface”, Proc. of the 6th Workshop on Design for 3D Silicon Integration (Invited), June 2014.
  10. Johannes Maximilian Kühn, Hideharu Amano, Toru Katagiri, Wolfgang Rosenstiel, “Leakage Reduction using Coarse-Grained Static Body Biasing in a Dynamically Reconfigurable Processor”, Proc. of Highly-Efficient Accelerators and Reconfigurable Technologies (HEART), June 2014.
  11. Takuji Mitsuishi, Shimpei Nomura, Jun Suzuki, Yuki Hayashi, Masaki Kan, Hideharu Amano, “Accelerating Breadth First Search on GPU-BOX,” Proc. of Highly-Efficient Accelerators and Reconfigurable Technologies (HEART), June 2014.
  12. Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanebe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura , ”A low power NoC router using the marching memory through type,” Proc. of the COOL Chips XVII , Apr 2014. (DOI:10.1109/CoolChips.2014.6842960)
  13. Seiichi Tade, Takahiro Kagami, Ryuta Kawano, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano,
    “A Configurable Switch Mechanism for Random NoCs,” Proc. of the COOL Chips XVII (Poster), April 2014.
  14. Yu Fujita, Yusuke Koizumi, Rie Uno, Hideharu Amano, “Voltage control considering the chip temperature in the three-dimensional
    stacked multi-core processors,” Proc. of the COOL Chips XVII (Poster), April 2014.
  15. Takaaki Miyajima, Takuya Kuhara, Toshihiro Hanawa, Hideharu Amano, Taisuke Boku, “Task Level Pipelining on Multiple Accelerators via FPGA Switch,” Proc. of Parallel and Distributed Computing and Networks, February 2014.



2013

Award

Best Paper Award

  • Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Michihiro Koibuchi, Tadahiro Kuroda, Hideharu Amano, “A Case for Wireless 3D NoCs for CMPs”, The 18th Asia and South Pacific Design Automation Conference(ASPDAC’13), Jan 2013.

Best Poster Award

  • Y.Koizumi, N.Miura, Y.Take, H.Matsutani, T.Kuroda, H.Amano, R.Sakamoto, M.Namiki, K.Usami, M.Kondo, H.Nakamura, “Performance and Energy Optimization of a Heterogeneous Multi-Core Processor with Inductive Coupling Links,” CoolChips XVI,April, 2013.

電子情報通信学会コンピュータシステム研究会若手研究賞

  • 伊澤麻衣 低消費電力アクセラレータCMAのコプロセッサ化について 2012年8月研究会
  • 宮島敬明 OpenCVとGPUを対象としたランタイムバイナリアクセラレーション機構の試作と評価 2012年10月研究会
  • 河野隆太 複数ホストリンクを用いたNoC向け低遅延トポロジ 2013年4月研究会

Journal

  1. M. Sofian Abu Talip, T. Akamine, M.Hatto, Y.Osana, H.Amano, “Adaptive Flux Calculation Scheme in Advection Term Computation Using Partial Reconfiguration”, International Journal of Networking and Computing, Vol.3, No.2, pp.289–306, Aug 2013.
  2. A.Akagic, H.Amano, “Design and Implementation of IP-based iSCSI Offload Engine on an FPGA”, IPSJ Trans. System LSI Design Methodology, No.6,pp.112–121,Aug 2013.
  3. A.Akagic, H.Amano, “High-Speed Fully-Adaptable CRC Accelerators”, IEICE Trans. Inf. and Syst.,E96-D,No.6,pp.1299-1308, Jun,2013.
  4. H.Nakamura, W.Wang, Y.Ohta, K.Usami, H.Amano, M.Kondo, M.Namiki, “Fine-Grained Run-Time Power Gating though Co-Optimization of Circuit, Architecture and System Sofware Design”, IEICE Trans. Electron., E-96C, No.4, pp.404-412, Apr 2013.

International Conference

  1. Takaaki Miyajima, Takuya Kuhara, Toshihiro Hanawa, and Hideharu Amano, “Task level pipelining with PEACH2: An FPGA switching fabric for high performance computing,” Proc. of Field-Programmable Technology, Dec 2013.
  2. Mai Izawa, Nobuaki Ozaki, Yusuke Koizumi, Rie Uno, and Hideharu Amano, “A co-processor design of an energy efficient reconfigurable accelerator CMA,” CANDAR 2013, Dec  2013.
  3. K.Kitamori, H.Su, H.Amano, “Power optimization of a micro-controller with Silicon On Thin Buried Oxide,” SASIMI 2013, Oct 2013.
  4. Hao Zhang, Hiroki Matsutani, Michihiro Koibuchi, and Hideharu Amano, ”Dynamic Power On/Off Method for 3D NoCs with Wireless Inductive Coupling Links”, Proc. of the COOL Chips XVI , Apr 2013.
  5. Takahiro Kagami, Hiroki Matsutani, Michihiro Koibuchi, and Hideharu Amano, ”Headfirst Sliding Routing: A Time-Based Routing Scheme for Bus-NoC Hybrid 3-D Architecture”, Proc. of the 7th ACM/IEEE International Symposium on Networks-on-Chip(NOCS’13), Apr 2013.
  6. Nobuyuki Miura, Yusuke Koizumi, Eiichi Sasaki, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, and Hiroshi Nakamura, ”A Scalable 3D Heterogeneous Multi-Core Processor with Inductive Coupling ThruChip Interface”, Proc. of the COOL Chips XVI , Apr 2013.
  7. Rie Uno, Nobuaki Ozaki, Hideharu Amano, ”Research of PE Array Connection Network for Cool Mega-Array”, Proc. of Int. Workshop on Renewable Computing Systems(WReCS’13), Mar 2013.
  8. Daiki Kugami, Takaaki Miyajima, and Hideharu Amano, ”A circuit division method for High Level synthesis on Multi-FPGA systems”, Proc. of Int. Workshop on Renewable Computing Systems(WReCS’13), Mar 2013.
  9. Takuya Kuhara, Takaaki Miyajima, Masato Yoshimi, and Hideharu Amano,  ”An FPGA Acceleration for the Kd-tree Search in Photon Mapping”, Proc. of Int. Synposium on Advanced Reconfigurable Systems, Mar 2013.
  10. Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Michihiro Koibuchi, Tadahiro Kuroda, and Hideharu Amano, ”A Case for Wireless 3D NoCs for CMPs”, Proc. of The 18th Asia and South Pacific Design Automation Conference(ASPDAC’13), Jan 2013.



2012

Journal

  1. 小崎信明, 宇野理恵, 天野英晴, “超低消費電力粗粒度再構成アクセラレータCMAのPEアレイアーキテクチャの最適化”, 情報処理学会論文誌:コンピューティングシステム, Vol.5, No.5, pp10–22, Oct 2012.
  2. 石井義史, 王蔚涵, 天野英晴, “VLIW型プロセッサにおけるMixed Power Gatingの研究”,  情報処理学会論文誌:コンピューティングシステム, Vol.5, No.5, pp23–32, Oct 2012.
  3. Mohamad Sofian Abu Talip, Takayuki Akamine, Yasunori Osana, Naoyuki Fujita, Hideharu Amano, “Partial reconfiguration of flux limiter functions in MUSCL scheme using FPGA”, IEICE Transactions on Information & Systems, E-95D, No.10, pp2369–2376, Oct 2012.

International Conference

  1. Amila Akagic, and Hideharu Amano, “”A Study of Adaptive co-processors for Cyclic Redundancy Checks on an FPGA”,” Proc. of the International Conference on Field-Programmable Technology, Dec 2012.
  2. Yusuke Koizumi, Eiichi Sasaki, Daisuke Sasaki, Yasuhiro Take, Mitaro Namiki, Tadahiro Kuroda, and Hideharu Amano, “”CMA-CUBE: A SCALABLE RECONFIGURABLE ACCELERATOR WITH 3-D WIRELESS INDUCTIVE COUPLING INTERCONNECT”,” Proc. of the International Conference on Field Programmable Logic and Application, Oct 2012.
  3. Toru Katagiri, Kazuei Hironaka, and Hideharu Amano, “”Extension of Memory Controller Equipped with MuCCRA-3-DP: Dynamically Reconfigurable Processor Array”,” Proc. of the WReCS 2012 , Sep 2012.
  4.  Shimpei Nomura, Tetusya Nakahama, Junichi Higuchi, Jun Suzuki, Takashi Yoshikawa , and Hideharu Amano, “”The multi-GPU System with ExpEther”,” Proc. of the PDPTA, July 2012.
  5. Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, D.Frank Hsu, and Henri Casanova, “”A Case for Random Shortcut Topologies for HPC Interconnects”,” Proc. of the ISCA, June 2012.
  6. Weihan Wang, Yuya Ohta, Yoshifumi Ishii, Kimiyoshi Usami, and Hideharu Amano, “”Trade-off analysis of Fine-grained Power Gating Methods for Functional Units in a CPU ”,” Proc. of the COOL Chips XV , April 2012.
  7. Toru Katagiri, Kazuei Hironaka, and Hideharu Amano, “”Extension of memory controller equipped with MuCCRA-3”,” Proc. of the COOL Chips XV (Poster), April 2012.
  8. Yusuke Koizumi, Eiichi Sasaki, Mitaro Namiki, and Hideharu Amano, “”Application Development for a Heterogeneous Multi-Core Processor”,” Proc. of the COOL Chips XV (Poster), April 2012.
  9. Rie Uno, Nobuaki Ozaki, and Hideharu Amano, “”Design Exploration of PE Array Networks for Cool Mega Array”,” Proc. of the COOL Chips XV (Poster), April 2012.
  10. Mohamad Sofian Abu Talip, Takayuki Akamine, Yasunori Osana, Naoyuki Fujita, and Hideharu Amano, “” Cost effective implementation of flux limiter functions using partial reconfiguration ”,” Proc. of the ARC 2012, Mar 2012.
  11. Eiichi Sasaki, Daisuke Sasaki, Ikan Wang, Yusuke Koizumi, and Hideharu Amano, “” Message Passing Direct Memory Access Transfer Method for Inter-Chip Network ”,” Proc. of SASIMI 2012, March 2012.
  12. Hao Zhang, Hiroki Matsutani, Yasuhiro Take, Tadahiro Kuroda, and Hideharu Amano, “” Vertical link on/off control methods for wireless 3-D NoCs ”,” Proc. of the ARCS 2012, Feb 2012.
  13. Mai Izawa, Nobuaki Ozaki, Yoshihiro Yasuda, Masayuki Kimura, and Hideharu Amano, “” CMA-2 : The second prototype of a low power reconfigurable accelerator ”,” Proc. of the ASP-DAC 2012, Jan 2012.



2011

Journal

  1. M. Koibuchi, T. Otsuka, T. Kudoh, and H. Amano, “A switch-tagged routing methodology for pc clustes with vlan ethernet,” IEEE Trans. on Parallel and Dsitributed Systems, vol.Vol.22, no.2, pp.217-230, 2011.
  2. H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, “Performace, area, and power evaluations of ultrafine-grained run-time power gating routers for cmps,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and systems, vol.Vol.30, no.4, pp.520-534, 2011.
  3. H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, “Prediction router: A low-latency on-chip router architecture with multiple predictors,” IEEE Trans. on Computers, vol.Vol.60, no.6, pp.783-799, 2011.
  4. K. Arda, S. Iver, and H. Amano, “Design and implementation of echo instructions for an embedded processor,” IPSJ Trans. on System LSI Design Methodology, vol.Vol.4, no.0, pp.222-231, 2011.
  5. Z. Lei, D. Ilebuchi, K. Usami, M. Namiki, M. Kondo, H. Nakamura, and H. Amano, “Design and implementation fine-grained power gating on microprocessor functional units,” IPSJ Trans. on System LSI Design Methodology, vol.Vol.4, no.0, pp.182-192, 2011.
  6. Z. Lei, H. Xu, D.I. Usami, T. Sunata, M. Namiki, and H. Amano, “A leakage efficient instruction tlb design for embedded processors,” IEICE Trans. on Informations and Systems, vol.Vol.E94-D, no.8, pp.1565-1574, 2011.

International Conference

  1. M.Ozaki, and et.al., ”Cool Mega-Array: a highly energy efficient reconfigurable accelerator”, Proc. of ICFTP 2011, Dec. 2011.
  2. M.Kimura, K.Hironaka, and H.Amano, ”Reducing Power for Dynamically Reconfigurable Processor Array by Reducing Number of Reconfigurations”, Proc. of ICFTP 2011, Dec. 2011.
  3. M.Koibuchi, T.Watanabe, A.Minamihata, M.Nakao, T.Hiroyasu, H.Matsutani, and H.Amano, “Power-aware Multi-tree Ethernet for HPC Interconnects”, Proc. of ICNC 2011, Nov. 2011.
  4. A.Shitara, T.Nakahama, M.Yamada, T.Kamata, Y.Nishikawa, M.Yoshimi, and H.Amano, “”Vegeta: An Implementation and Evaluation of Development-support Middleware on Multiple OpenCL Platform”, Proc. of ICNC 2011, Nov. 2011.
  5. T.Nakahama, M.Yamada, M.Yoshimi, and H.Amano, ”Proposal of Auto MPI Expansion Tool for Cell Broadband Engine Cluster”, Proc. of UPDAS 2011, Nov. 2011.
  6. T.Toi, T.Awashima, M.Motomura, and H.Amano, ”Time and Space-Multiplexed Compilation Challenge for Dynamically Reconfigurable Processors”, Proc. of IEEE MWSCAS 2011, Aug. 2011.
  7. T.Kamata, M.Yamada, A.Shitara, Y.Nisikawa, M.Yoshimi, and H.Amano, ”Implementation and Evaluation of Program Development Middleware for Cell Broadband Engine Clusters”,  Proc. of PDPTA 2011, July 2011.
  8. T.Akamine, K.Inakagata, Y. Osana, N.Fujita, and H.Amano, ”An Implementation of Out-Of-Order Execution System for Acceleration of Computational Fluid Dynamics on FPGAs”, Proc. of HEARTS 2011, June 2011.
  9. Abu Talip, M.S, and Amano, H., “A design of one-dimensional Euler equations for Fluid Dynamics on FPGA,” Access Spaces (ISAS), 2011 1st International Symposium on, june 2011.
  10. A.Amila, and H.Amano, ”High Speed CRC with 64-bit generator polynomial on an FPGA”, Proc. of HEARTS 2011, June 2011.
  11. H.Matsutani, Y.Take, D.Sasaki, M.Kimura, Y.Ono, Y.Nishiyama, M.Koibuchi, T.Kuroda, and H.Amano, ”A Vertical Bubble Flow Network using Inductive-Coupling for 3-D CMPs ”, Proc. of NoCS 2011, May 2011.
  12. N.Ozaki, and et.al, ”Silent-Data Path: A ultra on VLIW processors with fine-grained power gating”, Proc. of the COOL Chips XIV, April 2011.
  13. Y.Ishii, D. Ikebichi, and H.Amano, ”Research on VLIW processors with fine-grained power gating”, Proc. of the COOL Chips XIV (Poster), April 2011.
  14. W.Wang, Z.Lei, Y.Ohta, K.Usami, and H.Amano, ”Row-Based Power Gating on Functional Units”, Proc. of the COOL Chips XIV (Poster), April 2011.
  15. T.Yamamoto, K.Hironaka, M.Kimura, and K.Usami, ”Dynamic Vdd Switching Technique and aMapping Optimization in Dynamically Reconfigurable Processor for Efficient Energy Reduction”, Proc. of International Conference on Advanced Reconfigurable Computing Systems 2012, March 2011.
  16. H.Amano, H.Morisita, K.Inakagata, Y.Osana, and N.Fujita, ”Execution of a Computational Fluid Dynamics Application on FLOPS-2D, a multi-FPG A platform (Invited)”, Proc. of DATE Workshop Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing, March 2011.

Language: